EETimes

Embedded Systems November 2000 Vol13_12

Issue link: http://dc.ee.ubm-us.com/i/71849

Contents of this Issue

Navigation

Page 59 of 189

FIGURE 7 irhe PrismiO 2000 familly Fabric Interface Fabric Interface Fabric Interface Introducing American Raisonance. Your new supplier of development tools for the Philips XA, 8051, and ST6 microcontroller families. Packages available with assembler, compiler, simulator and utilities for the Philips XA. Web distributed for immediate installation. One year technical support included in purchase. Optical Interface (UP TO OC-48) Gigabit PHYs Gigabit PHYs OC-3 to OC-12 Low Speed Aggregation Network processor descriptions Available individually or combined with XA tools. Source Code compatible with Keil8051 tools for easy migration to XA. Free assembler and simulator. Optimizing compiler including RIDE and utilities for program development. For CAN development, American Raisonance also distributes IXXAT CAN products and libraries for CAN-Open and DeviceNet. Call today for introductory 877-315-0792 www.amraLcom C-5 Digital Communications Processor T he C-5 Digital Commu nicatio ns Processor (DCP), shown in Figure 4, may be the most powerful network processor of the bunch. I t consists of 16 channel proces ors (CPs) and five co-processors, all connected through a 50Gbps bus. The channel processors, each of which consist of a 32-bit RISC core and two serial d ata p rocessors (SDPs), are the heart of the unit. The SDPs are microcode-programmable to imple- men t link layer in terface including Ethernet, SONET, and serial data streams. Since each RISC core can run a differen t program, and the channel processors share a common bus, you have a lot of flexibili ty in distributing your processing across this chip. You could have a parallel processing arrangemen t where you ran identical programs on several CPs, or a pipelined arrangement where each proces or was dedicated to a particular task and passed its output to the input of the next processor. The five co-processors are an executive processor, a fabric processor, a table lookup unit, a queue management uni t, and a buffer managemen t u nit. 58 NOVEMBER 2ooo Embedded Systems Programming The C-5 DCP has enough process- ing power to implement both data and control plane operations itself, or it can communicate with a host CPU across a PCI bus interface. Programmi ng the C-5 DCP is not a small task. With the possibili ty of writing up to 16 different C/ C++ programs for 16 processors, as well as writing microcode for the serial data processors(s) , and system level code to tie everything together, a lot of effort goes into harnessing the C- 5's power. C-Port's core developmen t tools are based on the popular GNU gee compiler and gdb debugger, modified by C-Port to work with their RISC cores. To program the RISC cores, you write from one to 16 different programs in C or C++. Then you can debug all of your pro- grams at once using the included C- 5 DCP simulator, or you can load your programs on to the C-5 DCP itse lf, and use gdb to debug them one CPU at a time. C-Port rounds out their development toolset with a traffic generator and performance analyzer. C-Port provides library routine , named C-Ware, to maintain software compatibili ty for future generations of DCPs. The e routines cover fea- tures of both the RISC cores and the

Articles in this issue

Archives of this issue

view archives of EETimes - Embedded Systems November 2000 Vol13_12